



Welcome United States Patent and Trademark Office


☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "(((power<in>ti) <and> (estimat*<in>ti))<and> (architect*<in>ti ..."



Your search matched 23 of 1242336 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

[View Session History](#)
[New Search](#)

Modify Search

☐ Check to search only within this results set
Display Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Select Article Information

- ☐ 1. **A low-power VLSI architecture for full-search block-matching motion estimation**
 Do, V.L.; Yun, K.Y.;
 Circuits and Systems for Video Technology, IEEE Transactions on
 Volume 8, Issue 4, Aug. 1998 Page(s):393 - 398
 Digital Object Identifier 10.1109/76.709406
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(244 KB\)](#) IEEE JNL
- ☐ 2. **Low power motion estimation algorithm based on temporal correlation at architecture**
 Sun-Hyoung Han; Sung-Woo Kwon; Tae-Young Lee; Moon-Key Lee;
 Signal Processing and its Applications, Sixth International, Symposium on. 2001
 Volume 2, 13-16 Aug. 2001 Page(s):647 - 650 vol.2
 Digital Object Identifier 10.1109/ISSPA.2001.950228
[AbstractPlus](#) | Full Text: [PDF\(424 KB\)](#) IEEE CNF
- ☐ 3. **Low-power motion-estimation architecture based on a novel early-jump-c**
 Wujian Zhang; Runde Zhou; Kondo, T.;
 Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Sympo
 Volume 5, 6-9 May 2001 Page(s):187 - 190 vol. 5
 Digital Object Identifier 10.1109/ISCAS.2001.922016
[AbstractPlus](#) | Full Text: [PDF\(312 KB\)](#) IEEE CNF
- ☐ 4. **Enhanced low power motion estimation VLSI architectures for video com**
 Elgamel, M.A.; Shams, A.M.; Xi Xueling; Bayoumi, M.A.;
 Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Sympo
 Volume 4, 6-9 May 2001 Page(s):474 - 477 vol. 4
 Digital Object Identifier 10.1109/ISCAS.2001.922277
[AbstractPlus](#) | Full Text: [PDF\(372 KB\)](#) IEEE CNF
- ☐ 5. **Dynamically parameterized architectures for power-aware video coding: i**
estimation and DCT
 Burleson, W.; Jain, P.; Venkatraman, S.;
 Digital and Computational Video, 2001. Proceedings. Second International Wo
 8-9 Feb. 2001 Page(s):4 - 12
 Digital Object Identifier 10.1109/DCV.2001.929936
[AbstractPlus](#) | Full Text: [PDF\(556 KB\)](#) IEEE CNF
- ☐ 6. **A low power architecture for a new efficient block-matching motion estim**
 Mahmoud, H.A.; Bayoumi, M.A.; Wilson, B.;
 Circuits and Systems, 2000. Proceedings of the 43rd IEEE Midwest Symposiu
 Volume 1, 8-11 Aug. 2000 Page(s):436 - 439 vol.1
 Digital Object Identifier 10.1109/MWSCAS.2000.951677

[AbstractPlus](#) | Full Text: [PDF\(352 KB\)](#) IEEE CNF

- ☐ 7. **A low power architecture for a new efficient block-matching motion estimation**
Mahmoud, H.A.; Bayoumi, M.;
Communication Technology Proceedings, 2000. WCC - ICCT 2000. International
Volume 2, 21-25 Aug. 2000 Page(s):1173 - 1179 vol.2
Digital Object Identifier 10.1109/ICCT.2000.890882
[AbstractPlus](#) | Full Text: [PDF\(504 KB\)](#) IEEE CNF

- ☐ 8. **Low power 2-D array VLSI architecture for block matching motion estimation computation suspension**
Kin-Hung Lam; Chi-Ying Tsui;
Signal Processing Systems, 2000. SiPS 2000. 2000 IEEE Workshop on
11-13 Oct. 2000 Page(s):60 - 69
Digital Object Identifier 10.1109/SIPS.2000.886704
[AbstractPlus](#) | Full Text: [PDF\(472 KB\)](#) IEEE CNF

- ☐ 9. **A comparative analysis for low power motion estimation VLSI architecture**
Elgamel, M.A.; Shams, A.M.; Bayoumi, M.A.;
Signal Processing Systems, 2000. SiPS 2000. 2000 IEEE Workshop on
11-13 Oct. 2000 Page(s):149 - 158
Digital Object Identifier 10.1109/SIPS.2000.886713
[AbstractPlus](#) | Full Text: [PDF\(472 KB\)](#) IEEE CNF

- ☐ 10. **Programmable and low power VLSI architectures for full search motion estimation in multimedia communications**
Fanucci, L.; Bertini, L.; Saponara, S.;
Multimedia and Expo, 2000. ICME 2000. 2000 IEEE International Conference
Volume 3, 30 July-2 Aug. 2000 Page(s):1395 - 1398 vol.3
Digital Object Identifier 10.1109/ICME.2000.871027
[AbstractPlus](#) | Full Text: [PDF\(388 KB\)](#) IEEE CNF

- ☐ 11. **Power estimation for architectural exploration of HW/SW communication buses**
Fornaciari, W.; Sciuto, D.; Silvano, C.;
Hardware/Software Codesign, 1999. (CODES '99) Proceedings of the Seventh
Workshop on
3-5 May 1999 Page(s):152 - 156
Digital Object Identifier 10.1109/HSC.1999.777411
[AbstractPlus](#) | Full Text: [PDF\(436 KB\)](#) IEEE CNF

- ☐ 12. **Low-power array architectures for motion estimation**
Sousa, L.; Roma, N.;
Multimedia Signal Processing, 1999 IEEE 3rd Workshop on
13-15 Sept. 1999 Page(s):679 - 684
Digital Object Identifier 10.1109/MMSP.1999.793944
[AbstractPlus](#) | Full Text: [PDF\(326 KB\)](#) IEEE CNF

- ☐ 13. **VLSI architecture for low power motion estimation using high data access**
Bo-Sung Kim; Jun-Dong Cho;
ASICs, 1999. AP-ASIC '99. The First IEEE Asia Pacific Conference on
23-25 Aug. 1999 Page(s):162 - 165
Digital Object Identifier 10.1109/APASIC.1999.824053
[AbstractPlus](#) | Full Text: [PDF\(272 KB\)](#) IEEE CNF

- ☐ 14. **Low-power full-search motion estimator architecture suitable for random**
Kyung-Saeng Kim; Dong-Jae Lee; Hoi-Jun Yoo; Kwiro Lee;
ASICs, 1999. AP-ASIC '99. The First IEEE Asia Pacific Conference on
23-25 Aug. 1999 Page(s):210 - 212
Digital Object Identifier 10.1109/APASIC.1999.824065
[AbstractPlus](#) | Full Text: [PDF\(268 KB\)](#) IEEE CNF

- ☐ **15. Power estimation of system-level buses for microprocessor-based archit study**
Fornaciari, W.; Sciuto, D.; Silvano, C.;
Computer Design, 1999. (ICCD '99) International Conference on
10-13 Oct. 1999 Page(s):131 - 136
Digital Object Identifier 10.1109/ICCD.1999.808417
[AbstractPlus](#) | Full Text: [PDF](#)(64 KB) IEEE CNF
- ☐ **16. Micro-architecture estimation of the useless power consumption of a hig processor**
Musoll, E.;
Integrated Circuits and Systems Design, 1999. Proceedings. XII Symposium o
29 Sept.-2 Oct. 1999 Page(s):4 - 7
Digital Object Identifier 10.1109/SBCCI.1999.802956
[AbstractPlus](#) | Full Text: [PDF](#)(72 KB) IEEE CNF
- ☐ **17. Architectural level hierarchical power estimation of control units**
Chen, R.Y.; Irwin, M.J.; Bajwa, R.S.;
ASIC Conference 1998. Proceedings. Eleventh Annual IEEE International
13-16 Sept. 1998 Page(s):211 - 215
Digital Object Identifier 10.1109/ASIC.1998.722905
[AbstractPlus](#) | Full Text: [PDF](#)(572 KB) IEEE CNF
- ☐ **18. Effective capacitance macro-modelling for architectural-level power estim**
Khellah, M.M.; Elmasry, M.I.;
VLSI, 1998. Proceedings of the 8th Great Lakes Symposium on
19-21 Feb. 1998 Page(s):414 - 419
Digital Object Identifier 10.1109/GLSV.1998.665336
[AbstractPlus](#) | Full Text: [PDF](#)(44 KB) IEEE CNF
- ☐ **19. Architectural Exploration Using Verilog-based Power Estimation: A Case Idct**
Xanthopoulos, T.; Yaoi, Y.; Chandrakasan, A.;
Design Automation Conference, 1997. Proceedings of the 34th
June 9-13, 1997 Page(s):415 - 420
[AbstractPlus](#) | Full Text: [PDF](#)(596 KB) IEEE CNF
- ☐ **20. Exploring the power consumption of different motion estimation architec compression**
Kai-Keung Chan; Chi-Ying Tsui;
Circuits and Systems, 1997. ISCAS '97., Proceedings of 1997 IEEE Internation
Volume 2, 9-12 June 1997 Page(s):1217 - 1220 vol.2
Digital Object Identifier 10.1109/ISCAS.1997.622035
[AbstractPlus](#) | Full Text: [PDF](#)(356 KB) IEEE CNF
- ☐ **21. Simulation based architectural power estimation for PLA-based controlle**
Katkoori, S.; Vemuri, R.;
Low Power Electronics and Design, 1996., International Symposium on
12-14 Aug. 1996 Page(s):121 - 124
Digital Object Identifier 10.1109/LPE.1996.547492
[AbstractPlus](#) | Full Text: [PDF](#)(448 KB) IEEE CNF
- ☐ **22. A novel matching criterion and low power architecture for real-time block estimation**
Yeo, H.; Hu, Y.H.;
Application Specific Systems, Architectures and Processors, 1996. ASAP 96. I
International Conference on
19-21 Aug. 1996 Page(s):122 - 130
Digital Object Identifier 10.1109/ASAP.1996.542807
[AbstractPlus](#) | Full Text: [PDF](#)(352 KB) IEEE CNF

**23. Evaluation of architecture-level power estimation for CMOS RISC proces:**

Sato, T.; Ootaguro, Y.; Nagamatsu, M.; Tago, H.;
Low Power Electronics, 1995., IEEE Symposium on
9-11 Oct. 1995 Page(s):44 - 45
Digital Object Identifier 10.1109/LPE.1995.482457
[AbstractPlus](#) | Full Text: [PDF](#)(172 KB) [IEEE CNF](#)



Indexed by

[Help](#) [Contact Us](#) [Privacy &](#)

© Copyright 2005 IEEE –



Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((((power<in>ti) <and>architecture)<and>estim*)<and>vlsi) <and> ..."

Your search matched 419 of 1239820 documents.

e-mail

A maximum of 419 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

[View Session History](#)
[New Search](#)

Modify Search

☐ Check to search only within this results set
Display Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Select Article Information

View: [< Prev](#) | [26-50](#) | [51-75](#) | [76-100](#) | [101-12](#)

- ☐ **26. GaAs two-phase dynamic FET logic: a low-power logic family for VLSI**
Nary, K.R.; Long, S.I.;
Solid-State Circuits, IEEE Journal of
Volume 27, Issue 10, Oct. 1992 Page(s):1364 - 1371
Digital Object Identifier 10.1109/4.156439
[AbstractPlus](#) | Full Text: [PDF\(712 KB\)](#) IEEE JNL
- ☐ **27. Modular microchannel cooled heatsinks for high average power laser dic**
Beach, R.; Bennett, W.J.; Freitas, B.L.; Munding, D.; Comaskey, B.J.; Solarz, M.A.;
Quantum Electronics, IEEE Journal of
Volume 28, Issue 4, April 1992 Page(s):966 - 976
Digital Object Identifier 10.1109/3.135215
[AbstractPlus](#) | Full Text: [PDF\(1172 KB\)](#) IEEE JNL
- ☐ **28. Recent advances in power electronics**
Bose, B.K.;
Power Electronics, IEEE Transactions on
Volume 7, Issue 1, Jan. 1992 Page(s):2 - 16
Digital Object Identifier 10.1109/63.124572
[AbstractPlus](#) | Full Text: [PDF\(1184 KB\)](#) IEEE JNL
- ☐ **29. A board-mounted power supply module using a new low power dissipati**
Yamashita, N.; Tsukamoto, K.; Yachi, T.;
Power Electronics, IEEE Transactions on
Volume 8, Issue 4, Oct. 1993 Page(s):362 - 367
Digital Object Identifier 10.1109/63.261005
[AbstractPlus](#) | Full Text: [PDF\(688 KB\)](#) IEEE JNL
- ☐ **30. Circuit activity based logic synthesis for low power reliable operations**
Roy, K.; Prasad, S.C.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 1, Issue 4, Dec. 1993 Page(s):503 - 513
Digital Object Identifier 10.1109/92.250198
[AbstractPlus](#) | Full Text: [PDF\(888 KB\)](#) IEEE JNL
- ☐ **31. Trading speed for low power by choice of supply and threshold voltages**
Liu, D.; Svensson, C.;
Solid-State Circuits, IEEE Journal of
Volume 28, Issue 1, Jan. 1993 Page(s):10 - 17

Digital Object Identifier 10.1109/4.179198

[AbstractPlus](#) | Full Text: [PDF\(720 KB\)](#) IEEE JNL

- ☐ **32. Adaptive IIR notch filter based on least mean p-power error criterion**
Pei, S.-C.; Tseng, C.-C.;
Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on
Circuits and Systems II: Express Briefs, IEEE Transactions on
Volume 40, Issue 8, Aug. 1993 Page(s):525 - 528
Digital Object Identifier 10.1109/82.242343
[AbstractPlus](#) | Full Text: [PDF\(376 KB\)](#) IEEE JNL
- ☐ **33. Bottlenecks in parallel algorithms for power system stability analysis**
Chai, J.S.; Bose, A.;
Power Systems, IEEE Transactions on
Volume 8, Issue 1, Feb. 1993 Page(s):9 - 15
Digital Object Identifier 10.1109/59.221242
[AbstractPlus](#) | Full Text: [PDF\(724 KB\)](#) IEEE JNL
- ☐ **34. Sub-1-V swing internal bus architecture for future low-power ULSIs**
Nakagome, Y.; Itoh, K.; Isoda, M.; Takeuchi, K.; Aoki, M.;
Solid-State Circuits, IEEE Journal of
Volume 28, Issue 4, April 1993 Page(s):414 - 419
Digital Object Identifier 10.1109/4.210023
[AbstractPlus](#) | Full Text: [PDF\(592 KB\)](#) IEEE JNL
- ☐ **35. A survey of power estimation techniques in VLSI circuits**
Najm, F.N.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 2, Issue 4, Dec. 1994 Page(s):446 - 455
Digital Object Identifier 10.1109/92.335013
[AbstractPlus](#) | Full Text: [PDF\(936 KB\)](#) IEEE JNL
- ☐ **36. Low-power operation using self-timed circuits and adaptive scaling of the**
Nielsen, L.S.; Niessen, C.; Sparso, J.; van Berkel, K.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 2, Issue 4, Dec. 1994 Page(s):391 - 397
Digital Object Identifier 10.1109/92.335008
[AbstractPlus](#) | Full Text: [PDF\(608 KB\)](#) IEEE JNL
- ☐ **37. Precomputation-based sequential logic optimization for low power**
Alidina, M.; Monteiro, J.; Devadas, S.; Ghosh, A.; Papaefthymiou, M.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 2, Issue 4, Dec. 1994 Page(s):426 - 436
Digital Object Identifier 10.1109/92.335011
[AbstractPlus](#) | Full Text: [PDF\(868 KB\)](#) IEEE JNL
- ☐ **38. Low-power digital systems based on adiabatic-switching principles**
Athas, W.C.; Svensson, L.J.; Koller, J.G.; Tzartzanis, N.; Ying-Chin Chou, E.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 2, Issue 4, Dec. 1994 Page(s):398 - 407
Digital Object Identifier 10.1109/92.335009
[AbstractPlus](#) | Full Text: [PDF\(932 KB\)](#) IEEE JNL
- ☐ **39. Power-delay characteristics of CMOS adders**
Nagendra, C.; Owens, R.M.; Irwin, M.J.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 2, Issue 3, Sept. 1994 Page(s):377 - 381
Digital Object Identifier 10.1109/92.311649
[AbstractPlus](#) | Full Text: [PDF\(408 KB\)](#) IEEE JNL
- ☐ **40. Measurement and evaluation of instantaneous reactive power using neu**

Chow, T.W.S.; Yam, Y.F.;
Power Delivery, IEEE Transactions on
Volume 9, Issue 3, July 1994 Page(s):1253 - 1260
Digital Object Identifier 10.1109/61.311151
[AbstractPlus](#) | Full Text: [PDF](#)(420 KB) IEEE JNL

- ☐ **41. Low-voltage and low-power circuit design for mixed analog/digital syster equipment**
Matsuzawa, A.;
Solid-State Circuits, IEEE Journal of
Volume 29, Issue 4, April 1994 Page(s):470 - 480
Digital Object Identifier 10.1109/4.280697
[AbstractPlus](#) | Full Text: [PDF](#)(852 KB) IEEE JNL
- ☐ **42. Power-supply current diagnosis of VLSI circuits**
Frenzel, J.F.;
Reliability, IEEE Transactions on
Volume 43, Issue 1, March 1994 Page(s):30 - 38
Digital Object Identifier 10.1109/24.285105
[AbstractPlus](#) | Full Text: [PDF](#)(736 KB) IEEE JNL
- ☐ **43. A low-power, area-efficient digital filter for decimation and interpolation**
Brandt, B.P.; Wooley, B.A.;
Solid-State Circuits, IEEE Journal of
Volume 29, Issue 6, June 1994 Page(s):679 - 687
Digital Object Identifier 10.1109/4.293113
[AbstractPlus](#) | Full Text: [PDF](#)(824 KB) IEEE JNL
- ☐ **44. Power consumption estimation in CMOS VLSI chips**
Dake Liu; Svensson, C.;
Solid-State Circuits, IEEE Journal of
Volume 29, Issue 6, June 1994 Page(s):663 - 670
Digital Object Identifier 10.1109/4.293111
[AbstractPlus](#) | Full Text: [PDF](#)(736 KB) IEEE JNL
- ☐ **45. Estimating power dissipation in VLSI circuits**
Najm, F.N.;
Circuits and Devices Magazine, IEEE
Volume 10, Issue 4, July 1994 Page(s):11 - 19
Digital Object Identifier 10.1109/101.294740
[AbstractPlus](#) | Full Text: [PDF](#)(788 KB) IEEE JNL
- ☐ **46. A fully asynchronous low-power error corrector for the DCC player**
Van Berkel, K.; Burgess, R.; Kessels, J.L.W.; Peeters, A.; Roncken, M.; Schali
Solid-State Circuits, IEEE Journal of
Volume 29, Issue 12, Dec. 1994 Page(s):1429 - 1439
Digital Object Identifier 10.1109/4.340416
[AbstractPlus](#) | Full Text: [PDF](#)(940 KB) IEEE JNL
- ☐ **47. A low-power chipset for a portable multimedia I/O terminal**
Chandrakasan, A.P.; Burstein, A.; Brodersen, R.W.;
Solid-State Circuits, IEEE Journal of
Volume 29, Issue 12, Dec. 1994 Page(s):1415 - 1428
Digital Object Identifier 10.1109/4.340415
[AbstractPlus](#) | Full Text: [PDF](#)(1420 KB) IEEE JNL
- ☐ **48. Two-dimensional power-line selection scheme for low subthreshold-curr DRAM's**
Sakata, T.; Itoh, K.; Horiguchi, M.; Aoki, M.;
Solid-State Circuits, IEEE Journal of
Volume 29, Issue 8, Aug. 1994 Page(s):887 - 894
Digital Object Identifier 10.1109/4.297692

[AbstractPlus](#) | [Full Text: PDF\(664 KB\)](#) IEEE JNL☐ **49. Profile-driven behavioral synthesis for low-power VLSI systems**

Kumar, N.; Katkoori, S.; Rader, L.; Vemuri, R.;
Design & Test of Computers, IEEE
Volume 12, Issue 3, Autumn/Fall 1995 Page(s):70
Digital Object Identifier 10.1109/MDT.1995.466383

[AbstractPlus](#) | [References](#) | [Full Text: PDF\(1044 KB\)](#) IEEE JNL☐ **50. Data-dependent logic swing internal bus architecture for ultralow-power**

Hiraki, M.; Kojima, H.; Misawa, H.; Akazawa, T.; Hatano, Y.;
Solid-State Circuits, IEEE Journal of
Volume 30, Issue 4, April 1995 Page(s):397 - 402
Digital Object Identifier 10.1109/4.375959

[AbstractPlus](#) | [Full Text: PDF\(564 KB\)](#) IEEE JNLView: [< Prev](#) | [26-50](#) | [51-75](#) | [76-100](#) | [101-125](#)

Indexed by
 Inspec

[Help](#) [Contact Us](#) [Privacy &](#)

© Copyright 2005 IEEE –

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	762	703/13.ccls.	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/10/03 11:16

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	1923	716/4.ccls.	US-PGPUB; USPAT; EPO; DERWENT	OR	OFF	2005/10/03 16:59
L2	987	L1 and @ad<"20010801"	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2005/10/03 17:30

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	41383	power and (architectur\$4 or (system adj level) or (high adj level)) and estimat\$4	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2005/10/03 14:14
L2	22549	L1 and @ad<"20010801"	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2005/10/03 14:15
L3	9530	L2 and (RT or RTL or vLSI or chip or asic)	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2005/10/03 14:16
L4	9613	L2 and (RT or RTL or vLSI or chip or asic or hdl)	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2005/10/03 14:17
L5	2356	L4 and (power same estimat\$4)	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2005/10/03 14:26
L6	77	L5 and benchmark\$3	US-PGPUB; USPAT; EPO; DERWENT	OR	ON	2005/10/03 14:18
L7	4	("5696694" "5838947" "6397170" "6493863").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2005/10/03 14:46



Welcome United States Patent and Trademark Office

☐ Search Results
[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((svensson<in>au) <and> (liu<in>au))<and> (power<in>ti)"

Your search matched 3 of 1239820 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail

» Search Options

[View Session History](#)[New Search](#)

Modify Search

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Select Article Information

- ☐ 1. **Trading speed for low power by choice of supply and threshold voltages**
Liu, D.; Svensson, C.;
Solid-State Circuits, IEEE Journal of
Volume 28, Issue 1, Jan. 1993 Page(s):10 - 17
Digital Object Identifier 10.1109/4.179198
[AbstractPlus](#) | Full Text: [PDF](#)(720 KB) IEEE JNL
- ☐ 2. **Power consumption estimation in CMOS VLSI chips**
Dake Liu; Svensson, C.;
Solid-State Circuits, IEEE Journal of
Volume 29, Issue 6, June 1994 Page(s):663 - 670
Digital Object Identifier 10.1109/4.293111
[AbstractPlus](#) | Full Text: [PDF](#)(736 KB) IEEE JNL
- ☐ 3. **AC-1: a clock-powered microprocessor**
Athas, W.; Tzertzanis, N.; Svensson, L.; Peterson, L.; Li, H.; Wang, P.; Liu, W.;
Low Power Electronics and Design, 1997. Proceedings., 1997 International Sy
18-20 Aug 1997 Page(s):328 - 333
[AbstractPlus](#) | Full Text: [PDF](#)(700 KB) IEEE CNF

Indexed by
 Inspec[Help](#) [Contact Us](#) [Privacy & :](#)

© Copyright 2005 IEEE –